Optimal PPA Achieved at Advanced Nodes
Synopsys offers next-generation RTL design and synthesis solutions, such as Synopsys RTL Architect™ and Synopsys Design Compiler® NXT, that are tailored to help engineers achieve optimal Power, Performance, and Area (PPA) metrics, especially for advanced nodes like 5nm and below. With Synopsys RTL Architect, engineers can leverage a predictive RTL design solution that provides early insights into how RTL changes will impact implementability, power consumption, performance, area utilization, and other essential quality metrics. On the other hand, Synopsys Design Compiler NXT represents a significant evolution of the Synopsys Design Compiler family, integrating cutting-edge synthesis innovations to deliver faster runtimes, enhanced Quality of Results (QoR), and precise RC and timing alignment with Synopsys IC Compiler™ II.
Comprehensive Toolset for Advanced Design Challenges
The Design Compiler family encompasses various critical tools like Synopsys Power Compiler, designed specifically for low-power synthesis and optimization. Additionally, engineers can leverage the expansive Synopsys IP Library, offering a diverse range of synthesizable IP that can streamline the design process. These tools are intricately connected to the Synopsys TestMAX suite, facilitating a cost-effective, efficient path to high-quality manufacturing tests and functional silicon. Equally important is Synopsys Formality, which ensures equivalence checking to guarantee design integrity and accuracy throughout the synthesis process.
Industry-leading Convergence and Optimization with Fusion Compiler
As a fundamental component of the Synopsys Digital Design Family, Synopsys Fusion Compiler™ represents a groundbreaking RTL-to-GDSII solution revolutionizing the digital implementation flow. This innovative tool is underpinned by a unified, highly-scalable data model and incorporates cutting-edge engines for synthesis, placement, legalization, clock topology creation, routing, timing, and extraction. By amalgamating these best-in-class engines into a single, unified optimization framework, Synopsys Fusion Compiler drives full-flow convergence, superior Quality of Results (QoR), and accelerated time-to-results, setting a new standard in the industry.
Collaborative Efforts and Innovation in Action
Synopsys continually collaborates with industry leaders to push the boundaries of innovation. Collaborations such as the one with Imagination to Accelerate 3D Visualization, and the partnership with SiFive to Accelerate SoC Design, demonstrate Synopsys' commitment to driving technological advancements and enhancing the capabilities of design and synthesis solutions. Through ongoing partnerships and a relentless pursuit of excellence, Synopsys remains at the forefront of the semiconductor industry, empowering engineers and designers with state-of-the-art tools and cutting-edge technologies.